

Master Thesis

Alberto Sonnino

Directors

Prof. Dr.-Ing. Dr. h. c. J. Becker

Prof. Dr.-Ing. E. Sax

Prof. Dr. rer. nat. W. Stork

Supervising Tutors

M. Tech G. Shalina


Dipl.-Ing. P. Figuli

Institut für Technik der Informationsverarbeitung (ITIV)

Performance Driven Optimizations in FPGA Based QAM Systems

Introduction and Motivation

- Challenges in the current trend
 - Pursuit of high SNR and high data rate
 - Contribution to reach future terabit's communication
 - FPGAs clocked below 1GHz: need for parallelism



Introduction and Motivation

- **My work:** performance optimization of QAM transmitter
 - Exploiting parallelism
 - FPGA platform
 - Mixed-domains (time and frequency) approach
- **Current state-of-the-art**
 - 2012: 128.6 MHz achieved (University of Shanghai, China) [2]
 - Transmitter and receiver
 - On Xilinx Virtex IV
 - 2013: 625.0 MHz achieved (University of Paderborn, Germany) [3]
 - Only transmitter
 - On Xilinx Virtex VI
 - 2015: 750.0 MHz achieved (E2v Semiconductor, UK) [4]
 - Only transmitter and no filter
 - On Xilinx Virtex VI

Introduction and Motivation


- Hardware Choice
 - **FPGA** because of great configurability, flexibility and cost
 - Growing technology
- Modulation Choice
 - **Quadrature Amplitude Modulation (QAM)**
 - Allow carrying many bits per symbol
- Filter Choice
 - Avoid Inter Symbol Interferences (**ISI**)
 - Finite impulse response (**FIR**)
 - **Squared Raised Root Cosine (SRRC)**
 - No filter optimizations in this work [5]

Outline

- Introduction and Motivation
- Fundamentals
 - Standard transmission chain
 - Fundamentals of each block
- Concepts & Methodology
 - Strategy
 - Ideal model
- Implementation
 - Implementation of each block
- Experimental Results
 - Achieved precision
 - Achieved performances
- Summary & Further Improvements


Fundamentals

Standard Transmission Chain



Focus of this work


- QAM mapper
- Filter
- Modulator



Fundamentals

■ QAM Mapper


- M-QAM formats (M=8, 16, 32, etc.)
- Clusterization in $\log_2(M)$ bits
- Gray code for hamming distance of 1
- Rectangular constellation is considered
- Large M implies higher data rate
- But symbol's misinterpretation



■ Modulator

- Local oscillator delivering trigonometric orthogonal carriers
- Multiplication and subtraction operation

$$\begin{aligned}
 out(t) &= \mathcal{R} \left\{ [I(t) + iQ(t)] e^{2\pi f_0 t} \right\} \\
 &= I(t) \cos(2\pi f_0 t) - Q(t) \sin(2\pi f_0 t)
 \end{aligned}$$



Fundamentals

■ Fourier Transform

- Signal's decomposition into an **alternative representation**
- **Discrete Fourier Transform (DFT)** sends in the Fourier domain
- **Inverse Discrete Fourier Transform (IDFT)** takes it back

$$X[k] = \sum_0^{N-1} x[n] e^{-2\pi i k n / N} \quad k \in \mathcal{Z}$$

$$x[n] = \frac{1}{N} \sum_0^{N-1} X[k] e^{2\pi i k n / N} \quad n \in \mathcal{Z}$$

- Linear operations have **equivalent** in Fourier domain
- Useful for this work: **convolution becomes multiplication**

$$\begin{aligned} \mathcal{F}\{f * g\} &= \mathcal{F}\{f\} \cdot \mathcal{F}\{g\} & f * g &= \mathcal{F}^{-1}\{\mathcal{F}\{f\} \cdot \mathcal{F}\{g\}\} \\ &= G \cdot F & &= \mathcal{F}^{-1}\{G \cdot F\} \end{aligned}$$

Fundamentals


Filter

- Nyquist criteria **avoids ISI**
- **Pulse Shaping Filter** to limit the transmission band
- **FIR filter**: linear phase, inherent stability, no feedback
- Matched filter improves SNR (if only stochastic noises)
- Good compromise: **SRRC filter**

Time Domain

$$y[n] = x[n] * h[n]$$


- **Convolution**: difficultly parallelizable



Frequency Domain

$$Y[k] = X[k] \cdot H[k]$$

- **Multiplication**: easily parallelizable




Concepts & Methodology

■ Strategy


- Reference **MATLAB** model
- **Identify** which part to implement in frequency domain
- **Prototype** a single channel (non parallel) transmitter
- Optimize for **Xilinx Virtex 7**
- Generic model with **parallelization** and **scalability**

■ Conceptual Model




Concepts & Methodology

Ideal Behaviour




Implementation

■ Implemented System



■ Data Packing


- Parallel inputs/outputs packed into the same bus
- Precision fixed to 16 bits
- Each $data_i$ is a 16-bit vector



Implementation

■ Specifications

Latency	17 cycles	
Parameters	N	# of parallel inputs
	FORMAT	QAM format
Inputs	clk	Clock
	reset	Reset
	in	Cluserd stream
Outputs	tvalid	Validity flag
	out	Output data




■ Characteristics

- Input width: (FORMAT x N)
- Output width: 16N
- Uses $2N^2$ complex multipliers, $4N^2 - 2N$ adder and $4N$ multipliers

Implementation


■ QAM Mapper



- Three parameters (N, W, FORMAT): number of inputs, bus width, QAM format
- 8-QAM, 16-QAM, 32-QAM, 64-QAM support
- Each format implemented in a separated Verilog file
- Generates only the circuit for the desired format

Implementation


DFT & IDFT



- One parameter (N) : number of inputs
- No parallel DFT / IDFT Xilinx IP cores available yet
- Each one uses N^2 complex multipliers and $2N(N-1)$ adders
- Rescaling of 2^{17} to fit the 16-bit bus

Implementation


Filter



- One parameter (N) : number of inputs
- Frequency domain: simple multiplication with filter coefficients
- Uses 2N multipliers
- Rescaling of 2^{16} to fit the 16-bit bus

Implementation


Modulator



- One parameter (N) : number of inputs
- Uses $2N$ multipliers and N adders (configured in subtractor mode)
- Rescaling of 2^{16} to fit the 16-bit bus

Implementation

Fourier QAM Modulator (FQM) Utility



Enter the filter coefficients in the table on the left and the carrier frequency on the field on the right. The info panel on the bottom right indicates the properties of the files.

Enter the filter coefficients:

0	0.022507907903927645
1	0.028298439380057477
2	-0.076801948979409798
3	-0.037500771921555154
4	0.3076724792547561
5	0.54098593171027443
6	0.3076724792547561
7	-0.037500771921555154
8	-0.076801948979409798
9	0.028298439380057477
10	0.022507907903927645
11	
12	
13	
14	
15	

frequency: Hz

info

- >> System precision: 16 bits
- >> Filter coefficients: 11 entered padding with 5 zeros
- >> DFT size: 16
- >> Carrier's frequency: 100.0
- >> The following files will be generated:
 - dft_coeff.v
 - filter_coeff.v
 - carriers.v

Generate

filter's coefficients

carrier's frequency

add & remove rows

summary

generate files


Experimental Results

■ Test Conditions

- N = 16, 100 Hz carriers
- Different configurations for Adders and Multipliers cores
- All supported QAM formats

■ Design Precision

- **Less than 1% error** respect to MATLAB !




Experimental Results

Final Result

- Adders using the fabric and Multipliers using DSP Slices

Slice Registers	5%
Slice LUTs	7%
LUTs Used as Logic	6%
Occupied Slices	17%
Unused Flip Flop	28%
Unused LUTs	51%
Fully Used LUT-FF pairs	19%
Bounded IOBs	46%
BUFG-BUFGCTRLs	6%
DSP48E1s	57%



- Effective speed of $16 \times 62.5 = 1 \text{ GHz}$ (instead of 750 MHz [3])

- Throughput per modulation formats:

}	8 – QAM : $3 \times 16 \times 62.5 = 3 \text{ Gb/s}$
	16 – QAM : $4 \times 16 \times 62.5 = 4 \text{ Gb/s}$
	32 – QAM : $5 \times 16 \times 62.5 = 5 \text{ Gb/s}$
	64 – QAM : $6 \times 16 \times 62.5 = 6 \text{ Gb/s}$

Summary & Further Improvements

■ Topic

- Performance optimization of QAM transmitter
- Exploiting parallelism using a mixed-domain approach

■ Achieved during this term

- Familiarization with Xilinx tools
- Understanding of the underlying physical concepts
- MATLAB simulation and prototyping a single-channel transmitter
- Build and optimize the parallel design
- Scalable generic model

■ Further improvements

- Implement FFT instead of DFT (or wait for next Xilinx release)
- Reduce the DSP utilization to allow $N = 32$
- Support additional modulation formats

Bibliography

- [1] *The End of Moore's Law? Why It Matters*
 - TIMnovate, Prof. S. Maital
 - <https://timnovate.wordpress.com/2015/01/23/the-end-of-moores-law-why-it-matters/>

- [2] *FPGA Implementation of High-throughput Complex Adaptive Equalizer for QAM Receiver*
 - Siqiang MA, Yong'en CHEN
 - Tongji University, Shanghai, China
 - 2012

- [3] *The Influence of Laser Phase noise on Carrier Phase Estimation of a Real-Time 16-QAM Transmission with FPGA Based Coherent Receiver*
 - A. Al-Bermani ^a, C. Wördehoff ^b, O. Jana, K. Puntsria, M. F. Panhwara, U. Rückert ^b, R. Noé ^a
 - University of Paderborn, Paderborn, Germany
 - 2013
 -

Bibliography

- [4] *A high speed transmission system using QAM and direct conversion with high bandwidth converters*
 - Marc Stackler, Andrew Gloascott-Johnes, NicolasChantier
 - E2v Semiconductors
 - 2015

- [5] *Parametric Design Space Exploration for Optimizing QAM Based High-speed Communication*
 - S. Percy George Ford, P. Figuli and J. Becker
 - IEEE/CIC International Conference on Communications in China
 - 2015

Thank you for your attention !